[alsa-devel] [PATCH 1/2 v2] ASoC: soc-cache: block based rbtree compression

Mark Brown broonie at opensource.wolfsonmicro.com
Tue May 3 15:02:59 CEST 2011

On Tue, May 03, 2011 at 02:25:12PM +0200, Takashi Iwai wrote:

> So, this is the preliminary work for implementing the bulk I/O?
> If so, it's worth to consider once whether implementing in the rb-tree
> cache code is the right choice.  Can it be implemented in the cache
> management core, since you'll need an API anyway for getting the bulk
> register array via cache manager?

The whole point of the caches is to be responsible for abstracting out
the in-memory layout of the data.  The core already provides information
that the caches can use about the register format and what registers are

The other cache structures we have at the minute are fine since they
store everything as flat arrays anyway.

More information about the Alsa-devel mailing list