[alsa-devel] [PATCH 3/5] ALSA: hda: add register offset for stripe control
Sameer Pujar
spujar at nvidia.com
Thu Jan 10 18:03:23 CET 2019
bits 16:17 in SD_CTL register refer to stripe control. Added an
offset register(AZX_REG_SD_CTL_3B) to have exclusive read/write
of corresponding register byte. This helps to avoid unnecessary
32-bit read/write of SD_CTL whenever only stripe or other bits of
corresponding byte need to be updated. Also HD audio spec defines
SD_CTL as 3 byte register.
Signed-off-by: Sameer Pujar <spujar at nvidia.com>
Reviewed-by: Mohan Kumar D <mkumard at nvidia.com>
Reviewed-by: Ravindra Lokhande <rlokhande at nvidia.com>
---
include/sound/hda_register.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/include/sound/hda_register.h b/include/sound/hda_register.h
index 2ab39fb..5b1f5d8 100644
--- a/include/sound/hda_register.h
+++ b/include/sound/hda_register.h
@@ -79,6 +79,7 @@ enum { SDI0, SDI1, SDI2, SDI3, SDO0, SDO1, SDO2, SDO3 };
/* stream register offsets from stream base */
#define AZX_REG_SD_CTL 0x00
+#define AZX_REG_SD_CTL_3B 0x02 /* 3rd byte of SD_CTL register */
#define AZX_REG_SD_STS 0x03
#define AZX_REG_SD_LPIB 0x04
#define AZX_REG_SD_CBL 0x08
--
2.7.4
-----------------------------------------------------------------------------------
This email message is for the sole use of the intended recipient(s) and may contain
confidential information. Any unauthorized review, use, disclosure or distribution
is prohibited. If you are not the intended recipient, please contact the sender by
reply email and destroy all copies of the original message.
-----------------------------------------------------------------------------------
More information about the Alsa-devel
mailing list