28 Dec
2021
28 Dec
'21
8:12 a.m.
On Tue, Dec 28, 2021 at 02:48:21PM +0800, Trevor Wu wrote:
Playback pop is observed and the root cause is the reference clock provided by MT8195 is diabled before RT5682 finishes the control flow.
To ensure the reference clock supplied to RT5682 is disabled after RT5682 finishes all register controls. We replace BCLK with MCLK for RT5682 reference clock, and makes use of set_bias_level_post to handle MCLK which guarantees MCLK is off after all RT5682 register access.
Signed-off-by: Trevor Wu trevor.wu@mediatek.com
Reviewed-by: Tzung-Bi Shih tzungbi@google.com