On Thu, 5 Aug 2021 17:11:04 +0100, Richard Fitzgerald wrote:
Both SCLK and PLL clocks must be running to drive the glitch-free mux behind MCLK_SRC_SEL and complete the switchover.
This patch moves the writing of MCLK_SRC_SEL to when the PLL is started and stopped, so that it only transitions while the PLL is running. The unconditional write MCLK_SRC_SEL=0 in cs42l42_mute_stream() is safe because if the PLL is not running MCLK_SRC_SEL is already 0.
[...]
Applied to
https://git.kernel.org/pub/scm/linux/kernel/git/broonie/sound.git for-next
Thanks!
[1/8] ASoC: cs42l42: PLL must be running when changing MCLK_SRC_SEL commit: f1040e86f83b0f7d5f45724500a6a441731ff4b7 [2/8] ASoC: cs42l42: Fix LRCLK frame start edge commit: 0c2f2ad4f16a58879463d0979a54293f8f296d6f [3/8] ASoC: cs42l42: Constrain sample rate to prevent illegal SCLK commit: 3a5d89a9c6fe306d35dce4496abbb464c1454da0 [4/8] ASoC: cs42l42: Fix mono playback commit: e5ada3f6787a4d6234adc6f2f3ae35c6d5b71ba0 [5/8] ASoC: cs42l42: Add PLL configuration for 44.1kHz/16-bit commit: b962bae81fa40fcce7662edcb1e426fa37d32abb [6/8] ASoC: cs42l42: Validate dai_set_sysclk() frequency commit: 24cdbb79bbfe690f7fe87507dd0489670eddb5b0 [7/8] ASoC: cs42l42: Assume 24-bit samples are in 32-bit slots commit: c76d572c1ec82e305c97219e28952966958bc31a [8/8] ASoC: cs42l42: Update module authors commit: e2f6867299ac85ce227eee18be11ce2c4a568447
All being well this means that it will be integrated into the linux-next tree (usually sometime in the next 24 hours) and sent to Linus during the next merge window (or sooner if it is a bug fix), however if problems are discovered then the patch may be dropped or reverted.
You may get further e-mails resulting from automated or manual testing and review of the tree, please engage with people reporting problems and send followup patches addressing any issues that are reported if needed.
If any updates are required or you are submitting further changes they should be sent as incremental updates against current git, existing patches will not be replaced.
Please add any relevant lists and maintainers to the CCs when replying to this mail.
Thanks, Mark