[alsa-devel] SOC that needs L/R data in separate buffers