[alsa-devel] [PATCH 1/5] ASoC: fsl_spdif: Use clk_set_rate() for spdif root clock only

Mark Brown broonie at kernel.org
Mon May 5 21:26:37 CEST 2014

On Wed, Apr 30, 2014 at 06:54:05PM +0800, Nicolin Chen wrote:
> The clock mux for the Freescale S/PDIF controller has eight clock sources
> while most of them are from other moudles and even system clocks that do
> not allow a rate-changing operation.

Applied, thanks.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 836 bytes
Desc: Digital signature
URL: <http://mailman.alsa-project.org/pipermail/alsa-devel/attachments/20140505/74eb2609/attachment.sig>

More information about the Alsa-devel mailing list