[alsa-devel] [PATCH v2 16/16] ASoC: fsl-ssi: Use regmap

Li.Xiubo at freescale.com Li.Xiubo at freescale.com
Fri Mar 21 02:52:25 CET 2014

> Subject: Re: [PATCH v2 16/16] ASoC: fsl-ssi: Use regmap
> On 03/20/2014 01:07 AM, Li.Xiubo at freescale.com wrote:
> > While for the scenario like our LS1(ARM) platform.
> > CPU		SSI
> > LE		BE	then should we set the .val_format_endian to
> >
> >
> > And so not only for PowerPC, but also maybe for ARM platforms.
> > So here how about just adding one Boolean property like 'big-endian' in DT
> node
> > to learn the endianness of the devices dynamically ?
> That's not a bad idea.  The property should be something like,
> "fsl,ssi-endian" and is should be set to "big", "little", or "native".
> In the absence of the property, it should default to native endian.

Well, yes, sounds good.
That will lead the individual driver a little more complex. I do think that
The regmap core should use the REGMAP_ENDIAN_SWAP instead of 
REGMAP_ENDIAN_BIG/LITTLE ones if possible.


Best Regards,

More information about the Alsa-devel mailing list