[alsa-devel] r8a7790 only has audio when clock is forced on

Mark Brown broonie at kernel.org
Tue Jun 3 23:42:26 CEST 2014


On Tue, Jun 03, 2014 at 06:23:19PM +0100, Violeta Menendez Gonzalez wrote:
> Hi all,
> 
> We have a problem where audio on r8a7790 is not working due to it not
> sending interrupts.

Adding Morimoto-san who does most of the work on those drivers upstream
- it's always best to CC relevant maintainers/developers on kernel stuff
as things only on the lists are easily missed.  Not deleting context so
he sees it.

> We've verified that the pins and the clocks are working and correctly
> configured. The codec is starting and producing correct bit and word clock
> signals
> 
> We've made a hack to force /mstp10_clks /on that makes the audio work.
> Further investigation showed that it's only needed to force SSI(ALL) on,
> but, as far as we know, the manual doesn't say anything about it having to
> be kept on.
> 
> We've also debugged this hack and saw that the registers have correct
> values. These are some of the debugging messages we have when the audio
> fails:
> 
> 
> Playing WAVE '../audio/r.wav' : Signed 16 bit Little Endian, Rate 44100 Hz,
> Stereo
> cpg_mstp_clock_endisable: index 5, enable 1
> cpg_mstp_clock_endisable: index 5, value read from group->smstpcr 0002ffe0
> cpg_mstp_clock_endisable: index 5, value write in group->smstpcr 0002ffc0
> cpg_mstp_clock_endisable: index 15, enable 1
> cpg_mstp_clock_endisable: index 15, value read from group->smstpcr 0002ffc0
> cpg_mstp_clock_endisable: index 15, value written in group->smstpcr 00027fc0
> aplay: pcm_writecpg_mstp_clock_endisable: index 15, enable 0
> cpg_mstp_clock_endisable: index 15, value read from group->smstpcr 00027fc0
> cpg_mstp_clock_endisable: index 15, value write in group->smstpcr 0002ffc0
> :1710: write errcpg_mstp_clock_endisable: index 5, enable 0
> cpg_mstp_clock_endisable: index 5, value read from group->smstpcr 0002ffc0
> cpg_mstp_clock_endisable: index 5, value write in group->smstpcr 0002ffe0
> or: Input/output error
> 
> This shows that the SSI (ALL) clock in bit 5 being enabled before the SSI0
> and that it is also disabled in the reverse sequence as expected.
> 
> Not sure what to do next or what the problem could be.
> Any new ideas are welcome,
> 
> Thanks!
> 
> -- 
> Violeta Menéndez González	http://www.codethink.co.uk/
> Software Engineer		Codethink - Providing Genius
> 
> _______________________________________________
> Alsa-devel mailing list
> Alsa-devel at alsa-project.org
> http://mailman.alsa-project.org/mailman/listinfo/alsa-devel
> 
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 836 bytes
Desc: Digital signature
URL: <http://mailman.alsa-project.org/pipermail/alsa-devel/attachments/20140603/49834ba3/attachment.sig>


More information about the Alsa-devel mailing list