[alsa-devel] [PATCH v1 RESEND] audio: tlv320aic26: fix PLL register configuration

Liam Girdwood lrg at slimlogic.co.uk
Sat May 21 13:08:22 CEST 2011

On Fri, 2011-05-20 at 10:26 -0400, Michael Williamson wrote:
> The current PLL configuration code for the tlc320aic26 codec appears to assume a
> hardcoded system clock of 12 MHz.  Use the clock value provided by the DAI_OPS
> API for the calculation.
> Tested using a MityDSP-L138 platform providing a 24.576 MHz clock.
> Signed-off-by: Michael Williamson <michael.williamson at criticallink.com>
> Acked-by: Mark Brown <broonie at opensource.wolfsonmicro.com>
> ---
> This got bounced by the alsa-devel list (I wasn't on list).  I'm not sure 
> whose tree this needs to go through, but given the lack of response
> I'm guessing alsa-devel. If I'm missing a list, any advice would be 
> appreciated.




More information about the Alsa-devel mailing list